Crafter.Math/project.cpp

58 lines
2.1 KiB
C++

//SPDX-License-Identifier: LGPL-3.0-only
//SPDX-FileCopyrightText: Copyright (C) 2026 Catcrafts®
import std;
import Crafter.Build;
namespace fs = std::filesystem;
using namespace Crafter;
extern "C" Configuration CrafterBuildProject(std::span<const std::string_view> args) {
std::array<fs::path, 8> mathInterfaces = {
"interfaces/Crafter.Math-Basic",
"interfaces/Crafter.Math",
"interfaces/Crafter.Math-Common",
"interfaces/Crafter.Math-Vector",
"interfaces/Crafter.Math-Intersection",
"interfaces/Crafter.Math-MatrixRowMajor",
"interfaces/Crafter.Math-VectorF16",
"interfaces/Crafter.Math-VectorF32",
};
Configuration cfg;
cfg.path = "./";
cfg.name = "Crafter.Math";
cfg.outputName = "Crafter.Math";
cfg.type = ConfigurationType::LibraryStatic;
ApplyStandardArgs(cfg, args);
{
std::array<fs::path, 0> impls = {};
cfg.GetInterfacesAndImplementations(mathInterfaces, impls);
}
// SIMD tier matrix: each tier rebuilds the math interfaces with its own
// -march so codegen actually varies. Per-arch gating is just an `if`
// around the AddMarchVariants call.
std::array<MarchTier, 3> x86Tiers = {{
{"sapphirerapids", "native"},
{"x86-64-v4", "generic"},
{"x86-64-v3", "generic"},
}};
// RISC-V tiers mirror the x86 selector: register width is picked from
// the guaranteed VLEN encoded in the march's Zvl* suffix. rv64gcv →
// ZVL128B (matches the RVA23 baseline).
std::array<MarchTier, 3> riscvTiers = {{
{"rv64gcv_zvl512b", "generic"},
{"rv64gcv_zvl256b", "generic"},
{"rv64gcv", "generic"},
}};
const std::string_view target = cfg.target;
const bool isX86 = target.starts_with("x86_64") || target.starts_with("i686");
const bool isRiscv = target.starts_with("riscv");
for (std::string_view name : { "Vector", "Intersection", "Matrix" }) {
if (isX86) cfg.AddMarchVariants(name, mathInterfaces, x86Tiers);
if (isRiscv) cfg.AddMarchVariants(name, mathInterfaces, riscvTiers);
}
return cfg;
}